3

2

CLAIMS

Therefore, having thus described the invention, at least the following is claimed:

1	1. An output stage for a line driver, comprising:		
2	a first amplifier comprising a series combination of a first semiconductor device		
3	and a second semiconductor device;		
4	a second amplifier comprising a series combination of a third semiconductor		
5	device and a fourth semiconductor device;		
6	a first integrated back-matching resistor network interposed between the first an		
7	the second semiconductor devices; and		
8	a second integrated back-matching resistor network interposed between the third		
9	and the fourth semiconductor devices.		
1	2. The line driver of claim 1, wherein the first integrated back-matching		
2	resistor network comprises a series combination of integrated resistors having an additive		
3	resistance selected to match an expected load input impedance.		
1	3. The line driver of claim 2, wherein the second integrated back-matching		

4. The line driver of claim 3, wherein the series combination of integrated resistors selected to match the expected load input impedance are configured in parallel with the series combination of integrated resistors selected to emulate the expected line input impedance.

resistor network comprises a series combination of integrated resistors having an additive

resistance selected to emulate an expected line input impedance.

1	5.	The line priver of claim 4, wherein a supply voltage applied to a source
2	node of the fir	st and second semiconductor devices of the first and second amplifiers
3	respectively, i	s increased to a voltage level exceeding the maximum drain-source voltage
4	for the semico	enductor device technology associated with the first and second
5	semiconducto	r devices, resulting in an available maximum power increase at the line
6	driver output.	
1	6.	The line driver of claim 5, wherein the available maximum power increase
2	at the line driv	ver output is ealizable without increasing the maximum current in the line
3	driver output	stage.
1	7.	The line driver of claim 5, wherein the first, second, third, and fourth
2	semiconducto	r devices are sandard CMOS devices.
1	8.	The line driver of claim 7, wherein the first and third semiconductor
2	devices are Pl	MOS transistors.
1	9.	The line driver of claim 7, wherein the second and fourth semiconductor
2	devices are N	MOS transistors
ı	10.	The line driver of claim 7, wherein the standard CMOS devices have a
2 .	maximum dra	ain-source voltage of approximately 5 Volts.
i	11.	The line driver of claim 10, wherein the power supply maximum voltage is
2	approximatel	y 20/3 Volts.
1	12.	The line driver of claim 11, wherein the effective signal swing across a
2	load is appro	ximately 10/3 Volts.

19

device.

1	13. The line driver of claim 11, wherein the effective power gain available at
2	the output of the line driver is greater than approximately 2.5 dB larger then the effective
3	power gain of a conventional line driver.
1	14. The line driver of claim 13, wherein the effective power gain available at
2	the output of the line driver is approximately 3.0 dB larger then the effective power gain
3	of a conventional line driver.
l	15. An output stage for a line driver, comprising:
2	a first amplified comprising a series combination of a first semiconductor device
3	and a second semiconductor device;
4	a second amplifier comprising a series combination of a third semiconductor
5	device and a fourth semiconductor device;
6	a first integrated back-matching resistor interposed between the first and the
7	second semiconductor devices and a first line driver output node;
8	a second integrated back-matching resistor interposed between the third and the
9	fourth semiconductor devices and a second line driver output node;
10	a first supply voltage protective semiconductor device interposed in series
11	between the first semiconductor device and the first integrated back-matching resistor;
12	a second supply voltage protective semiconductor device interposed in series
13	between the first integrated back-matching resistor and the second semiconductor device;
14	a third supply voltage protective semiconductor device interposed in series
15	between the third semiconductor device and the second integrated back-matching resistor
16	and
17	a fourth supply voltage protective semiconductor device interposed in series
18	between the second integrated back-matching resistor and the fourth semiconductor

1

2

3

I	16.	The line driver of claim 15, wherein the sum of the resistance values of the
2	first and the	cond integrated back-matching resistors is selected to match an expected
3	load input in	ppedance.

- 1 17. The line driver of claim 15, wherein the first and second supply voltage protective semiconductor devices comprise at least one source follower.
- 1 18. The line driver of claim 15, wherein the first and second supply voltage 2 protective semiconductor devices protect only a respective semiconductor device that is 3 idle.
 - 19. The line driver of claim 16, wherein the first and second integrated backmatching resistors have a resistance of approximately the same value.
 - 20. The line driver of claim 19, wherein a supply voltage is increased to a voltage level exceeding the maximum drain-source voltage for the semiconductor device technology associated with the first, second, third, and fourth semiconductor devices, resulting in an available maximum power increase at the line driver output.
- The line driver of claim 20, wherein the available maximum power increase at the line driver output is realizable without increasing the maximum current in the line driver output stage.
- The line driver of claim 21, wherein the power supply maximum voltage is approximately twice the maximum drain-source voltage of the semiconductor device technology of the first, second, third, and fourth semiconductor devices.
- 1 23. The line driver of claim 15, wherein the first, second, third, and fourth 2 semiconductor devices are standard CMOS devices.

31.

of a conventional line driver.

1

2

3

The line driver of claim 23, wherein the standard CMOS devices have a 1 24. 2 maximum drain-source voltage of approximately 5 Volts. 25. 1 The line driver of claim 24, wherein the power supply maximum voltage is approximately 10 Volts. 2 l 26. The line driver of claim 25, wherein the first and third semiconductor devices are PMOS transistors. 2 1 27. The line driver of claim 25, wherein the second and fourth semiconductor devices are NMOS transistors. 2 28. The line driver of claim 25, wherein the first and third supply voltage 1 protective semiconductor devices are PMOS transistors. 2 The line driver of claim 25, wherein the second and fourth supply voltage 1 29. protective semiconductor devices are NMOS transistors. 2 30. The line driver of claim 25, wherein the effective signal swing across a 1 2 load is approximately equivalent to the full power supply voltage range.

The line driver of claim 25, wherein the effective power gain available at

the output of the line driver is approximately 6.0 dB larger then the effective power gain

a

19

1

2

3

l	32. An output stage for a line driver, comprising:
2	a first amplifier comprising a series combination of a first semiconductor device,
3	first semiconductor protective device, a second semiconductor device, and a second
4	semiconductor protective device, wherein the first and second semiconductor protective
5	devices are interposed between the first semiconductor device and the second
6	semiconductor devices;
7	a second amplifier comprising a series combination of a third semiconductor
8	device, a third semiconductor protective device, a fourth semiconductor device, and a
9	fourth semiconductor protective device, wherein the third and fourth semiconductor
10	protective devices are interposed between the third semiconductor device and the fourth
11	semiconductor devices;
12	a first integrated back-matching resistor network interposed between the first
13	semiconductor protective device and a first pole of a transformer;
14	a second integrated back-matching resistor network interposed between the first
15	pole of the transformer and the second semiconductor protective device;
16	a third integrated back matching resistor network interposed between the third
17	semiconductor protective devide and a second pole of the transformer; and
18	a fourth integrated back-matching resistor network interposed between the second

33. The line driver of claim 32, wherein the first, second, third, and fourth integrated back-matching resistor networks comprise a combination of integrated resistors having a resistance selected to match an expected load input impedance.

pole of the transformer and the fourth semiconductor protective device.

2

3

4

1

2

3

4



34.	The line driver of claim 32, further	comprising:
-----	--------------------------------------	-------------

- a first integrated resistor having a resistance selected to emulate an expected line input impedance interposed between the first and the second integrated back-matching resistor networks; and
- a second integrated resistor having a resistance selected to emulate an expected line input impedance interposed between the third and the fourth integrated backmatching resistor networks.
 - 35. The line driver of claim 32, wherein a supply voltage applied to a source node of the first and third semiconductor devices is increased to a voltage level exceeding the maximum drain-source voltage for the semiconductor device technology associated with the first, second third, and fourth semiconductor devices, resulting in an available maximum power increase at the line driver output.
- 1 36. The line driver of claim 35, wherein the available maximum power 2 increase at the line driver output is realizable without increasing the maximum current in 3 the line driver output stage.
- The line driver of claim 36, wherein the first, second, third, and fourth semiconductor devices are standard CMOS devices.
- 1 38. The line driver of claim 37, wherein the standard CMOS devices have a maximum drain-source voltage of approximately 5 Volts.
- The line driver of claim 37, wherein the power supply maximum voltage is approximately 40/3 Volts.
- 1 40. The line driver of claim 37, wherein the first and third semiconductor 2 devices are PMOS transistors.

2

- 1 41. The line driver of claim 37, wherein the second and fourth semiconductor devices are NMOS transistors.
- 1 42. The line driver of claim 37, wherein the first and third supply voltage 2 protective semiconductor devices are PMOS transistors.
- 1 43. The line driver of claim 37, wherein the second and fourth supply voltage protective semiconductor devices are NMOS transistors.
- 1 44. The line driver of claim 39, wherein the effective signal swing across a load is approximately 20/3 Volts.
- 1 45. The line driver of claim 39, wherein the effective power gain available at 2 the output of the line driver is greater than approximately 8.5 dB larger then the effective 3 power gain of a conventional line driver.
 - 46. The line driver of claim 39, wherein the effective power gain available at the output of the line driver is approximately 9.0 dB larger then the effective power gain of a conventional line driver.
- 1 47. An integrated circuit line driver, comprising:
- means for increasing the effective output signal swing to at least a voltage level that exceeds the maximum drain-source voltage of the integrated circuit technology.
- 1 48. The line driver of claim 47, wherein the means for increasing the effective 2 output signal swing is accomplished with an integrated resistor network.
- 1 49. The line driver of claim 47, wherein the means for increasing the effective 2 output signal swing is accomplished with a combination of protective semiconductor 3 devices and a plurality of integrated back-matching resistors.


i

7

8

ı

2



50. The line driver of claim 47, wherein the protective semiconductor devices comprise at least one source follower.

- The line driver of claim 49 wherein the protective semiconductor devices protect a semiconductor device that is idle.
- 1 52. A transmission unit, comprising:

a line driver having an output stage, wherein the output stage is configured to transmit a signal having a peak-to-peak voltage swing that exceeds the maximum drainsource voltage of the integrated circuit technology used to implement the line driver.

- 53. A communications system, comprising:
- a transmission unit having an integrated line driver, the integrated line driver

 having an output stage, wherein the output stage is configured to transmit a signal having

 a peak-to-peak voltage swing that exceeds the maximum drain-source voltage of the

 integrated circuit technology used to implement the line driver.
- 1 54. A method of increasing the available signal transmit power on a 2 transmission line, comprising: 3 applying a transmit signal to an input stage of an integrated line driver;

amplifying the transmit signal such that the output signal swing exceeds the
maximum drain-source voltage of the integrated circuit technology used to implement an
at least one amplifier in an integrated line driver output stage; and

applying the amplified transmit signal via an integrated resistor network to the transmission line.

- 55. The method of claim 54, wherein the integrated resistor network comprises:
- a parallel combination of a first resistor branch comprising an at least balanced pair of integrated resistors selected to match an expected load impedance.

a load.



1	56.	The method of claim 54, wherein the integrated resistor network
2	comprises:	

- a pair of integrated back-matching resistors selected such that the sum of their
 resistance values approximates an expected load impedance, wherein each of the
 integrated back-matching resistors supplies half of the available signal transmit power to
- The method of claim 54, wherein the step of amplifying the transmit signal is accomplished by adding a plurality of protective semiconductor devices, wherein each of the plurality of protective semiconductor devices protects a corresponding semiconductor device when the corresponding semiconductor device is idle.
- The method of claim 57, wherein each of the plurality of protective semiconductor devices comprise at least one source follower.